

Compal Confidential


GPC52 MB Schematic Document

LA-J643P

Version 1.0

Date : 2020/03/13

| | | | | | |
|--|------------|--------------------|------------|--------------------------|-----|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | |
| <small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small> | | | | Cover Page | |
| | | | | Document Number | |
| | | | | LA-J643P | |
| Date: Friday, March 13, 2020 | | | | Rev | 1.0 |
| Sheet 1 of 100 | | | | | |








G3→S0


S0→S3

S3→S0



S0→S5



Comet Lake-H CPU SKU



R3



| | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | CFL-H(1/8)DDI/eDP |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date | Friday, March 13, 2020 |
| | | | | Sheet | 6 of 100 |
| | | | | Rev | 1.0 |

Interleaved Memory



Interleaved Memory



| | | | | | |
|---|------------|--------------------|------------|---|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. CFL-H(3/8)DIMMB | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev 1.0 |
| | | | | Customer | |
| | | | | LA-J643P Date: Friday, March 13, 2020 Sheet 8 of 100 | |

To DGPU
PEG Lane Reversed

To DGPU
PEG Lane Reversed

+0.95VS_VCCIO

RC9 1 2 24.9 0402 1%






PEG RCOMP

Trace Width/Space: 15 mil/ 15 mil
Max Trace Length: 600 mil

To PCH


To PCH

UC1C
CFL-H



CFL-H_BGA1440

| | | | | | | | | | | | |
|--|--|--------------------|--|-----------------|--|--------------------------|--|-----------------|--|------------------------|--|
| Security Classification | | Compal Secret Data | | | | Compal Electronics, Inc. | | | | | |
| Issued Date | | 2017/07/24 | | Deciphered Date | | 2018/08/24 | | Title | | CFL-H(4/8)PEG | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJIN CORPORATION EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | | | Document Number | | Rev | |
| | | | | | | | | LA-J643P | | 1.0 | |
| | | | | | | | | Date: | | Friday, March 13, 2020 | |




The CFG signals have a default value of '1' if not terminated on the board.


| |
|--|
| CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted |
| 1 = (Default) Normal Operation; |
| 0 = Stall. |
| CFG[2]: PCI Express* Static x16 Lane Numbering Reversal. |
| 1 = Normal operation |
| 0 = Lane numbers reversed. |
| CFG[4]: eDP enable: |
| 1 = Disabled. |
| 0 = Enabled. |
| CFG[6:5]: PCI Express* Bifurcation: |
| 00 = 1 x8, 2 x4 PCI Express* |
| 01 = reserved |
| 10 = 2 x8 PCI Express* |
| 11 = 1 x16 PCI Express* |
| CFG[7]: PEG Training: |
| 1 = (default) PEG Train immediately following RESET# de assertion. |
| 0 = PEG Wait for BIOS for training. |

CFG [6,5,2]=0,0,0 for PEG reverse 8-15


GT
55000mA (Hexa Core GT2)



11 OF 13 VCCGT_SENSE
VSSGT_SENSE
VCCGT_SENSE



9 OF 13 VCC_SENSE
VSS_SENSE




1. VccGT_SENSE / VssGT_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC12, RC13 should be placed within 2 inches (50.8 mm) of CPU

96000mA (Hexa Core GT2)




10 OF 13 CFL-H_BGA1440



1. Vcc_SENSE/ Vss_SENSE Trace Length Match < 25 mils
2. Maintain 25-mil separation distance away from any other dynamic signals.
3. RC10, RC11 should be placed within 2 inches (50.8 mm) of CPU

| | | | | | | | | | |
|---|--|--------------------|--|-----------------|--|--------------------------|--|------------------------|--|
| Security Classification | | Compal Secret Data | | | | Compal Electronics, Inc. | | | |
| Issued Date | | 2017/07/24 | | Deciphered Date | | 2018/08/24 | | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | CFL-H(6/8)VCC CORE/GT | | Rev | |
| | | | | | | Document Number | | 1.0 | |
| | | | | | | LA-J643P | | | |
| | | | | | | Date: | | Friday, March 13, 2020 | |
| C | | D | | E | | Sheet | | 11 of 100 | |

















| | |
|----|---------------|
| 22 | PCIe*, SATA 4 |
| 23 | PCIe*, SATA 5 |
| 24 | PCIe* |
| 25 | PCIe* |
| 26 | PCIe* |
| 27 | PCIe* |
| 28 | PCIe* |
| 29 | PCIe* |




The 30 HSIO lanes on PCH-R supports the following configurations:

1. Up to 24 PCIe* Lanes
 - A maximum of 16 PCIe* Ports (or devices) can be enabled
 - * When a GBE Port is enabled, the maximum number of PCIe* Ports (or devices) that can be enabled reduces based off the following:
 - Max PCIe* Ports (or devices) = 16 - GBE (0 or 1)
 - PCIe Lanes 1-4 (PCIe* Controller #1), 5-8 (PCIe* Controller #2), 9-12 (PCIe* Controller #3), 13-16 (PCIe* Controller #4), 17-20 (PCIe* Controller #5), and 21-24 (PCIe* Controller #6) can be individually configured
2. Up to 6 SATA Lanes
 - A maximum of 6 SATA Ports (or devices) can be enabled
 - SATA Lane 0 has the flexibility to be mapped to Flex I/O Lane 16 or 18
 - SATA Lane 1 has the flexibility to be mapped to Flex I/O Lane 17 or 19
3. Up to 10 USB 3.1 Lanes
 - A maximum of 10 USB 3.1 Ports (or devices) can be enabled
4. Up to 4 GBE Lanes
 - A maximum of 1 GBE Port (or device) can be enabled
5. Supports up to 3 Remapped (Intel® Rapid Storage Technology) PCIe* storage devices
 - *x2 and x4 PCIe* NVMe SSD
 - *x2 Intel® Optane® Memory Device
 - See the "PCI Express" (PCIe)* chapter for the PCH PCIe* Controllers, configurations , and lanes that can be used for Intel® Rapid Storage Technology PCIe* storage support
6. For unused SATA/PCIe* Combo Lanes, Flex I/O Lanes that can be configured as PCIe* or the lanes must be statically assigned to SATA or PCIe* via the SATA/PCIe Combo Port Software Management Utility (SPM) in the BIOS. The SATA/PCIe Combo Port Software Management Utility (SPM) can be used to configure the SATA/PCIe Combo Port Software Management Utility (SPM) through the Intel® Flash Image Tool (FIT) tool.


| | | | | | |
|---|--------------------|-----------------|------------|---|-----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. PCH(1/8)DMI/PCIE/USB2 | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| | | | | Date: Friday, March 13, 2020 | Sheet 14 of 100 |




| | | | | | |
|---|------------------------|--------------------|------------|--------------------------|------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | PCH(2/8)CLK/CNV1 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| Date: | Friday, March 13, 2020 | Sheet | 15 | of | 100 |




| | | | | | |
|---|--|------------------------|--|--------------------------|--|
| Security Classification | | Compal Secret Data | | Title | |
| Issued Date | | Deciphered Date | | 27,40,51,52,58,66,68,70 | |
| 2017/07/24 | | 2018/08/24 | | Compal Electronics, Inc. | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | Document Number | | PCH(3/8)DDC/SPI | |
| Date: | | Friday, March 13, 2020 | | Rev 1.0 | |
| Sheet | | 16 | | of 100 | |



| | | | | | | | |
|--|--|--------------------|--|--------------------------|--|--------------------------|--|
| Security Classification | | Compal Secret Data | | 12 2 10 PM DOWN Topology | | Compal Electronics, Inc. | |
| Issued Date | | 2017/07/24 | | Deciphered Date | | 2018/08/24 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJESHWARI ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Title | | PCIE/SATA/USB3/eSPI | |
| | | | | Document Number | | LA-J643P | |
| Date: | | | | Friday, March 13, 2020 | | Sheet 17 of 100 | |





For BIOS setting 15" or 17"

HIGH 1.7"

LOW 1.5"

SIZE SEL

RH255 10K_0402_5%

RH256 10K_0402_5%




| DGPU_SEL1 | | |
|-----------|------|------|
| | 0 | 1 |
| DGPU_SEL0 | N18E | N17P |
| | N18P | NA |

| VRAM Strap Pin | |
|----------------|-------------|
| CPU_GPIOB21 | 10K_0201_5% |
| | 4G@ 1 |
| | 3G@ 1 |
| | 10K_0201_5% |
| | 1 |

| VRAM type | SOC_GPIOB21 |
|-----------|-------------|
| 4GB | 0 |
| 3GB | 1 |

| Security Classification | Compal Secret Data | | Title | |
|--|--------------------|-----------------|------------|-----------------|
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Document Number |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Rev 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet 19 of 100 |

Confidential



| | | | | | | | | | | | |
|-------------------------|--|--|--|--------------------|--|-----------------|--|--------------------------|--|------------------------------|--|
| Security Classification | | | | Compal Secret Data | | | | Compal Electronics, Inc. | | | |
| Issued Date | | | | 2017/07/24 | | Deciphered Date | | 2018/08/24 | | Title | |
| | | | | | | | | | | PCH(8/8)GND/RSVD | |
| | | | | | | | | | | Document Number | |
| | | | | | | | | | | LA-J643P | |
| | | | | | | | | | | Date: Friday, March 13, 2020 | |
| | | | | | | | | | | Sheet 21 of 100 | |
| | | | | | | | | | | Rev 1.0 | |

Compal Confidential

Reserve page


| | | | | | |
|---|------------|--------------------|------------|------------------------------|-----------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| | | | | Date: Friday, March 13, 2020 | Sheet 22 of 100 |

CHANNEL-A

TOP REVERSE TYPE (4 mm)

Interleaved Memory


TOP: JDIMM1 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL A :
 WRITE ADDRESS: 0XA0
 READ ADDRESS: 0XA1
 SA0 = 0; SA1 = 0; SA2 = 0.
 DDR4POR OPERATING SPEED: 1867 MT/S
 STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM1.257,259





Layout Note:
Place near JDIMM1.258



Layout Note:
PLACE THE CAP near JDIMM1. 164



Layout Note:
Place near JDIMM1



CD10 @ESD@
CK0402101V05_0402-2

CD13 @ESD@
CK0402101V05_0402-2

CD14 @ESD@
CK0402101V05_0402-2

CD15 @ESD@
CK0402101V05_0402-2

CD16 @ESD@
CK0402101V05_0402-2

CD17 @ESD@
CK0402101V05_0402-2

CD18 @ESD@
CK0402101V05_0402-2

CD19 @ESD@
CK0402101V05_0402-2

CD20 @ESD@
CK0402101V05_0402-2

CD21 @ESD@
CK0402101V05_0402-2

CD22 @ESD@
CK0402101V05_0402-2

CD23 @ESD@
CK0402101V05_0402-2

CD24 @ESD@
CK0402101V05_0402-2

CD25 @ESD@
CK0402101V05_0402-2

CD26 @ESD@
CK0402101V05_0402-2

CD27 @ESD@
CK0402101V05_0402-2

CD28 @ESD@
CK0402101V05_0402-2

CD29 @ESD@
CK0402101V05_0402-2

CD30 @ESD@
CK0402101V05_0402-2

CD31 @ESD@
CK0402101V05_0402-2

CD32 @ESD@
CK0402101V05_0402-2

CD33 @ESD@
CK0402101V05_0402-2

CD34 @ESD@
CK0402101V05_0402-2

CD35 @ESD@
CK0402101V05_0402-2

CD36 @ESD@
CK0402101V05_0402-2

CD37 @ESD@
CK0402101V05_0402-2

CD38 @ESD@
CK0402101V05_0402-2

CD39 @ESD@
CK0402101V05_0402-2

CD40 @ESD@
CK0402101V05_0402-2

CD41 @ESD@
CK0402101V05_0402-2

CD42 @ESD@
CK0402101V05_0402-2

CD43 @ESD@
CK0402101V05_0402-2

CD44 @ESD@
CK0402101V05_0402-2

CD45 @ESD@
CK0402101V05_0402-2

CD46 @ESD@
CK0402101V05_0402-2

CD47 @ESD@
CK0402101V05_0402-2

CD48 @ESD@
CK0402101V05_0402-2

CD49 @ESD@
CK0402101V05_0402-2

CD50 @ESD@
CK0402101V05_0402-2

CD51 @ESD@
CK0402101V05_0402-2

CD52 @ESD@
CK0402101V05_0402-2

CD53 @ESD@
CK0402101V05_0402-2

CD54 @ESD@
CK0402101V05_0402-2

CD55 @ESD@
CK0402101V05_0402-2

CD56 @ESD@
CK0402101V05_0402-2

CD57 @ESD@
CK0402101V05_0402-2

CD58 @ESD@
CK0402101V05_0402-2

CD59 @ESD@
CK0402101V05_0402-2

CD60 @ESD@
CK0402101V05_0402-2

CD61 @ESD@
CK0402101V05_0402-2

CD62 @ESD@
CK0402101V05_0402-2

CD63 @ESD@
CK0402101V05_0402-2

CD64 @ESD@
CK0402101V05_0402-2

CD65 @ESD@
CK0402101V05_0402-2

CD66 @ESD@
CK0402101V05_0402-2

CD67 @ESD@
CK0402101V05_0402-2

CD68 @ESD@
CK0402101V05_0402-2

CD69 @ESD@
CK0402101V05_0402-2

CD70 @ESD@
CK0402101V05_0402-2

CD71 @ESD@
CK0402101V05_0402-2

CD72 @ESD@
CK0402101V05_0402-2

CD73 @ESD@
CK0402101V05_0402-2

CD74 @ESD@
CK0402101V05_0402-2

CD75 @ESD@
CK0402101V05_0402-2

CD76 @ESD@
CK0402101V05_0402-2

CD77 @ESD@
CK0402101V05_0402-2

CD78 @ESD@
CK0402101V05_0402-2

CD79 @ESD@
CK0402101V05_0402-2

CD80 @ESD@
CK0402101V05_0402-2

CD81 @ESD@
CK0402101V05_0402-2

CD82 @ESD@
CK0402101V05_0402-2

CD83 @ESD@
CK0402101V05_0402-2

CD84 @ESD@
CK0402101V05_0402-2

CD85 @ESD@
CK0402101V05_0402-2

CD86 @ESD@
CK0402101V05_0402-2

CD87 @ESD@
CK0402101V05_0402-2

CD88 @ESD@
CK0402101V05_0402-2

CD89 @ESD@
CK0402101V05_0402-2

CD90 @ESD@
CK0402101V05_0402-2

CD91 @ESD@
CK0402101V05_0402-2

CD92 @ESD@
CK0402101V05_0402-2

CD93 @ESD@
CK0402101V05_0402-2

CD94 @ESD@
CK0402101V05_0402-2

CD95 @ESD@
CK0402101V05_0402-2

CD96 @ESD@
CK0402101V05_0402-2

CD97 @ESD@
CK0402101V05_0402-2

CD98 @ESD@
CK0402101V05_0402-2

CD99 @ESD@
CK0402101V05_0402-2

CD100 @ESD@
CK0402101V05_0402-2

CD101 @ESD@
CK0402101V05_0402-2

CD102 @ESD@
CK0402101V05_0402-2

CD103 @ESD@
CK0402101V05_0402-2

CD104 @ESD@
CK0402101V05_0402-2

CD105 @ESD@
CK0402101V05_0402-2

CD106 @ESD@
CK0402101V05_0402-2

CD107 @ESD@
CK0402101V05_0402-2

CD108 @ESD@
CK0402101V05_0402-2

CD109 @ESD@
CK0402101V05_0402-2

CD110 @ESD@
CK0402101V05_0402-2

CD111 @ESD@
CK0402101V05_0402-2

CD112 @ESD@
CK0402101V05_0402-2

CD113 @ESD@
CK0402101V05_0402-2

CD114 @ESD@
CK0402101V05_0402-2

CD115 @ESD@
CK0402101V05_0402-2

CD116 @ESD@
CK0402101V05_0402-2

CD117 @ESD@
CK0402101V05_0402-2


CD118

CHANNEL-B

TOP STD (4 mm)

Interleaved Memory



TOP: JDIMM2 CONN Non-ECC DIMM




SPD ADDRESS FOR CHANNEL B :
WRITE ADDRESS: 0XA4
READ ADDRESS: 0XA3
SA0 = 0; SA1 = 1; SA2 = 0.
DDR4 POR OPERATING SPEED: 1867 MT/S
STRETCH GOAL IS 2133 MT/S

Layout Note:
Place near JDIMM2.257,259



Layout Note:
Place near JDIMM2.258



Layout Note:
PLACE THE CAP WITHIN 200 MILS FROM THE JDIMM2




Layout Note:
Place near JDIMM2



Confidential

For ECC DIMM



VREF traces should be at least 20 mils wide with 20 mils spacing to other signals

| Security Classification | | | Compal Secret Data | | Title | |
|---|--|--|------------------------|-----------------|------------|------------|
| Issued Date | | | 2017/07/24 | Deciphered Date | 2018/08/24 | 2018/08/24 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT PRIOR WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | Document Number | | Rev | |
| | | | LA-J634P | | 1.0 | |
| Date: | | | Friday, March 13, 2020 | | Sheet | |
| | | | 24 | | of 100 | |

Compal Confidential


Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 25 of 100 |


Compal Confidential

Reserve page



| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 26 of 100 |



GDDR5 Mode H Mapping




| Address | DATA Bus |
|---------|----------|
| CMD0 | CS# |
| CMD1 | A3_BA3 |
| CMD2 | A2_BA0 |
| CMD3 | A4_BA2 |
| CMD4 | A5_BA1 |
| CMD5 | WE# |
| CMD6 | A7_A8 |
| CMD7 | A6_A11 |
| CMD8 | AB1# |
| CMD9 | A12_RFU |
| CMD10 | A0_A10 |
| CMD11 | A1_A9 |
| CMD12 | RAS# |
| CMD13 | RST# |
| CMD14 | CKE# |
| CMD15 | CAS# |
| CMD16 | CS# |
| CMD17 | A3_BA3 |
| CMD18 | A2_BA0 |
| CMD19 | A4_BA2 |
| CMD20 | A5_BA1 |
| CMD21 | WE# |
| CMD22 | A7_A8 |
| CMD23 | A6_A11 |
| CMD24 | AB1# |
| CMD25 | A12_RFU |
| CMD26 | A0_A10 |
| CMD27 | A1_A9 |
| CMD28 | RAS# |
| CMD29 | RST# |
| CMD30 | CKE# |
| CMD31 | CAS# |



| Strap Pins ^{Note 1} | | | Functions Selected by This Strapping | | | |
|------------------------------|--------|--------|--------------------------------------|-----------|----------|------------|
| STRAP5 | STRAP4 | STRAP3 | SMB_ALT_ADDR | DEVID_SEL | PCIE_CFG | VGA_DEVICE |
| L | L | L | 0 | 0 | 0 | 0 |
| L | L | H | 0 | 0 | 0 | 1 |
| L | H | L | 0 | 0 | 1 | 0 |
| L | H | H | 0 | 0 | 1 | 1 |
| H | L | L | 0 | 1 | 0 | 0 |
| H | L | H | 0 | 1 | 0 | 1 |
| H | H | L | 0 | 1 | 1 | 0 |
| H | H | H | 0 | 1 | 1 | 1 |
| L | L | M | 1 | 0 | 0 | 0 |
| L | M | L | 1 | 0 | 0 | 1 |
| L | M | H | 1 | 0 | 1 | 0 |
| L | H | M | 1 | 0 | 1 | 1 |
| M | L | L | 1 | 1 | 0 | 0 |
| M | L | H | 1 | 1 | 0 | 1 |
| M | H | L | 1 | 1 | 1 | 0 |
| M | H | H | 1 | 1 | 1 | 1 |

| | |
|--------------|----------------------------------|
| SMB_ATL_ADDR | |
| ★ | LOW Single GPU |
| | High Dual GPU |
| DEVID_SEL | |
| ★ | LOW Grig. Device ID |
| | High Support G-Sync GPUID |
| VGA_DEVICE | |
| | LOW 3D Device |
| ★ | High VGA Device |
| PCIE_CFG | |
| ★ | LOW Normal signal swing |
| | High Reduce the signal amplitude |



| Memory Density | Allowed Memory Configuration | FBVDD/Q | Vendor | Manufacturer Part Number | Die Revision | Strap | Memory Speed Grade | Date Code Alert | Qual Plan | Status |
|----------------|------------------------------|-----------------------------|---------|--------------------------|--------------|-------|--------------------|-----------------|-----------|---|
| 8 Gb | 256Mx32 | 1.35V and 1.5V ² | Samsung | K4G80325FB-HC28 | B-die | 0x0 | 7 Gbps | N/A | Full | Production ready |
| | | | Samsung | K4G80325FB-HC25 | B-die | 0x0 | 8 Gbps | N/A | N/A | Substitution allowed with waiver ³ |
| | | | Micron | MT51J256M32HF-70:A | A-die | 0x1 | 7 Gbps | N/A | Full | Production ready |
| | | | Micron | MT51J256M32HF-80:A | A-die | 0x1 | 8 Gbps | N/A | N/A | Substitution allowed with waiver ³ |
| | | | Hynix | H5GC8H24MJR-R0C | M-die | 0x2 | 7 Gbps | N/A | Full | Post production ready |
| | | | Hynix | H5GQ8H24MJR-R4C | M-die | 0x2 | 8 Gbps | N/A | N/A | Substitution allowed with waiver ³ |
| | | | Micron | MT51J256M32HF-70:B | B-die | 0x4 | 7 Gbps | N/A | Full | Post production ready |
| | | | Micron | MT51J256M32HF-80:B | B-die | 0x4 | 8 Gbps | N/A | N/A | Substitution allowed with waiver ³ |
| | | | Hynix | H5GC8H24AJR-R0C | A-die | 0x5 | 7 Gbps | N/A | Full | Post production ready |
| | | | Hynix | H5GC8H24AJR-R2C | A-die | 0x5 | 8 Gbps | N/A | N/A | Substitution allowed with waiver ³ |
| 4 Gb | 128Mx32 | 1.35V and 1.5V ² | Samsung | K4G41325FE-HC28 | E-die | 0x7 | 7 Gbps | N/A | Full | Production ready |
| | | | Samsung | K4G41325FE-HC25 | E-die | 0x7 | 8 Gbps | N/A | N/A | Substitution allowed with waiver ³ |


Table 5.4 SORx_EXPOSED Strap Enablement for Down Designs

| Row Index | Strap Pins <small>see Note</small> | | | Resulting SORx_EXPOSED Enablements | | | |
|-----------|------------------------------------|--------|----------|------------------------------------|--------------|--------------|--------------|
| | ROM_SO | ROM_SI | ROM_SCLK | SOR3_EXPOSED | SOR2_EXPOSED | SOR1_EXPOSED | SOR0_EXPOSED |
| 15 | L | L | L | ENABLED | ENABLED | ENABLED | ENABLED |
| 14 | L | L | H | ENABLED | ENABLED | disabled | disabled |
| 13 | L | H | L | ENABLED | ENABLED | disabled | ENABLED |
| 12 | L | H | H | ENABLED | ENABLED | disabled | disabled |
| 11 | H | L | L | ENABLED | disabled | ENABLED | ENABLED |
| 10 | H | L | H | ENABLED | disabled | ENABLED | disabled |
| 8 | H | H | H | ENABLED | disabled | disabled | disabled |
| 0 | H | H | M | disabled | disabled | disabled | disabled |
| | M | X | X | (Reserved; do not configure) | | | |
| | All other Strap Configurations | | | (Reserved) | | | |

HDMI /DP audio output

| | | | | | | |
|---|--------------------|-----------------|------------|--------------------------|-----------------|-----------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2016/01/29 | Deciphered Date | 2017/01/10 | Title | N17P STRAP 3/7 | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF OUR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Doc No | Document Number | Rev |
| | | | | | LA-J643P | 1.0 |
| Date: | | | | Friday, March 13, 2020 | Sheet | 29 of 100 |

+1.35VSDGPU




| Memory | FBVDDQ | FB_CAL_PU_GND | FB_CAL_PD_VDDQ | FB_CAL_TERM_GND |
|--------|--------|---------------|----------------|-----------------|
| GDOR5 | 1.5 V | 40.2 Ω | 40.2 Ω | 60.4 Ω |
| | 1.55 V | | | |
| GDOR5 | 1.35 V | 40.2 Ω | 40.2 Ω | 60.4 Ω |


| For N17x GPU Package: GB4C-128 (preliminary) | | | | |
|--|------------|-----------|------------|-----------------------|
| Capacitor Type | Value | Footprint | Population | Location |
| 1.0 uF | X65 [0402] | 12 | 2 | Under GPU FBVDDQ ball |
| 10 uF | X65 [0603] | 4 | 2 | Near GPU device |
| 10 uF | X65 [0603] | 2 | 2 | Near GPU device |
| 22 uF | X65 [0603] | 5 | 2 | Near GPU device |

| GPU | | | | |
|---|---------------------------------|------|-----|-----------------------------|
| Type | Footprint | N16 | N17 | Location |
| N16P: IFP_C, D, E, F1, PLLVDD or N16E: IFP_C, F1, PLLVDD Supply Rails | | | | |
| GB4B-128, GB4C-128 | 0.1 uF X7R 0402 | 3 | 2 | N16P: Under GPU, 1 per ball |
| | 1.0 uF X65 0402 | 1 | 0 | Near GPU |
| | 4.7 uF X5R 0603 | 1 | 0 | Near GPU |
| Bead Type | | | | |
| | L2=300 Ω @ 100 MHz (ESR=0.25 Ω) | 0603 | 1 | Near GPU |

| GPU | | | | |
|---|--------------------------------|------|-----|-----------------------|
| Type | Footprint | N16 | N17 | Location |
| IFP_Y_IOVDD (N17 IFP_YIOVDD) Supply Rails | | | | |
| GB4B-128, GB4C-128 | 0.1 uF X7R 0402 | 6 | 6 | Under GPU, 1 per ball |
| | 1.0 uF X65 0402 | 2 | 3 | Near GPU |
| | 4.7 uF X65 0603 | 2 | 3 | Near GPU |
| Bead Type | | | | |
| | L1=180 Ω @ 100 MHz (ESR=0.2 Ω) | 0603 | 2 | Near GPU |





POWER



| Table 7. N16 and N17 PEX Core and IO Supply Decoupling and Filtering | | | | |
|--|-----------------|-----------|------------|-------------------------------------|
| GPU | Capacitor Type | Footprint | Population | Location |
| N16 PEX_IOVDD (N17 PEX_DVDD) Supply Rail | | | | |
| GB4B-128, GB4C-128 | 1.0 uF X65 0402 | 2 | 4 | Under GPU |
| | 4.7 uF X65 0603 | 1 | 2 | Near GPU |
| | 10 uF X5R 0805 | 2 | 1 | Midway between GPU and Power Supply |
| | 22 uF X5R 0805 | 2 | 1 | Midway between GPU and Power Supply |
| N16 PEX_IOVDD (N17 PEX_HVDD) Supply Rail | | | | |
| GB4B-128, GB4C-128 | 1.0 uF X65 0402 | 2 | 4 | Under GPU |
| | 4.7 uF X65 0603 | 1 | 2 | Near GPU |
| | 10 uF X5R 0805 | 2 | 2 | Midway between GPU and Power Supply |
| | 22 uF X5R 0805 | 2 | 1 | Midway between GPU and Power Supply |

N17P VDD5
1uF*5/4.7uF*5 (under GPU)
330uF*1/22uF*3/10uF*2/4.7uF*2



| | | | | | |
|--|------------|--------------------|------------|--------------------------|------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2016/01/29 | Deciphered Date | 2017/01/10 | Title | N17P POWER & GND 5/7 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date: | Friday, March 13, 2020 |
| | | | | Sheet | 31 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|------------------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: | Friday, March 13, 2020 | Sheet | 32 | of | 100 |

Compal Confidential


Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | Sheet 33 of 100 | | | |

Compal Confidential


Reserve page

| | | | | | |
|---|------------------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: | Friday, March 13, 2020 | | | Sheet | 34 of 100 |


$$MF=I$$


$$MF=0$$

28 FBB_D[63:0]



| | | | | | |
|---|--------------------|-----------------|------------|------------------------------|--------------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2016/01/29 | Deciphered Date | 2017/01/10 | Title | N17P GDDR5 CHB 7/7 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev. 1. |
| | | | | LA-J643P | |
| | | | | Date: Friday, March 13, 2020 | Sheet 36 of 100 |



19.27 DGPU_PWR_EN

DGPU_PWR_EN

DG1

SC500003700

RB71540T1G_SOD523-2

1V8_AON_EN_R

VGA@

1 2

1 2

49.9K 0402_5%

VGA@

CG269


0.01U 0201_10V8

1 2

VGA@

1.0 Modify


| | | | | | | | | |
|---|--|--------------------|-----------------|--------------------------|-------|----------------------|------------------------|-------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | | | | |
| Issued Date | | 2016/01/29 | Deciphered Date | 2017/01/10 | Title | N17P POWER & GND 5/7 | | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | Document Number | Rev 1.0 | |
| | | | | | | LA-7643P | | |
| | | | | | | Date: | Friday, March 13, 2020 | Sheet |



Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | Sheet 39 of 100 | | | |



| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|---|--|--------------------|--|--------------------------|--|
| Issued Date | | Deciphered Date | | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | Document Number | | LA-J643P | |
| Date: Friday, March 13, 2020 | | Sheet | | 40 of 100 | |

Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|------------------------------|-----------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| | | | | Date: Friday, March 13, 2020 | Sheet 41 of 100 |




Table 8. I²C Default Unique Address I2C2 - Port 1

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | R/W |

Note 1: Any bit is maskable for each port independently, providing firmware override of the I²C address.

Table 9. I²C Default Unique Address I2C2 - Port 2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | R/W |

Note 1: Any bit is maskable for each port independently, providing firmware override of the I²C address.

Table 7. I²C Default Unique Address I2C1 - Port 2

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 1 | 0 | 0 | | | | R/W |

Note 1: Any bit is maskable for each port independently providing firmware override of the I²C address.

Figure 37. I²C Address Divider

Table 10 lists the external divider needed to set bits [3:1] of the I²C Unique Address.

Table 10. I²C Address Selection

| DIV = R2/(R1+R2) ⁽¹⁾ | | I ² C UNIQUE ADDRESS [3:1] | |
|---------------------------------|---------|---------------------------------------|--------------------|
| DIV_min | DIV_max | I2C_ADDR_DECODE_C1 | I2C_ADDR_DECODE_C2 |
| 0.00 | 0.18 | 000b | 100b |
| 0.20 | 0.38 | 001b | 101b |
| 0.40 | 0.58 | 010b | 110b |
| 0.60 | 1.00 | 011b | 111b |

(1) External resistor tolerance of 1% is required. Resistor values should be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

GPIO/I2C mode




Table 7. USB1046-DCI Receiver Equalization GPIO Control

| Equalization Setting # | USB3.1 DOWNSTREAM FACING PORTS | | | USB 3.1 UPSTREAM FACING PORT | | | ALL DISPLAYPORT LANES | | |
|------------------------|--------------------------------|---------------|-----------------------|------------------------------|-----------------|-----------------------|-----------------------|-----------------|--------------------------|
| | EQ1 PIN LEVEL | EQ0 PIN LEVEL | EQ GAIN at 5 GHz (dB) | SSEQ1 PIN LEVEL | SSEQ0 PIN LEVEL | EQ GAIN at 5 GHz (dB) | DPEQ1 PIN LEVEL | DPEQ0 PIN LEVEL | EQ GAIN at 4.05 GHz (dB) |
| 0 | 0 | 0 | -3.9 | 0 | 0 | -1.8 | 0 | 0 | 1.0 |
| 1 | 0 | R | -1.7 | 0 | R | 0.2 | 0 | R | 3.3 |
| 2 | 0 | F | -0.1 | 0 | F | 1.7 | 0 | F | 4.9 |
| 3 | 0 | 1 | 1.4 | 0 | 1 | 3.2 | 0 | 1 | 6.5 |
| 4 | R | 0 | 2.4 | R | 0 | 4.2 | R | 0 | 7.5 |
| 5 | R | R | 3.5 | R | R | 5.3 | R | R | 8.6 |
| 6 | R | F | 4.4 | R | F | 6.1 | R | F | 9.5 |
| 7 | R | 1 | 5.2 | R | 1 | 7.0 | R | 1 | 10.4 |
| 8 | F | 0 | 5.9 | F | 0 | 7.7 | F | 0 | 11.1 |
| 9 | F | R | 6.6 | F | R | 8.3 | F | R | 11.7 |
| 10 | F | F | 7.1 | F | F | 8.8 | F | F | 12.3 |
| 11 | F | 1 | 7.6 | F | 1 | 9.3 | F | 1 | 12.8 |
| 12 | 1 | 0 | 8.0 | 1 | 0 | 9.7 | 1 | 0 | 13.2 |
| 13 | 1 | R | 8.5 | 1 | R | 10.1 | 1 | R | 13.6 |
| 14 | 1 | F | 8.8 | 1 | F | 10.4 | 1 | F | 14.0 |
| 15 | 1 | 1 | 9.2 | 1 | 1 | 10.8 | 1 | 1 | 14.4 |

Table 1. 4-Level Control Pin Settings

| LEVEL | SETTINGS |
|-------|---|
| 0 | Option 1: Tie 1 KΩ 5% to GND. Option 2: Tie directly to GND. |
| R | Tie 20 KΩ 5% to GND. |
| F | Float (leave pin open) |
| 1 | Option 1: Tie 1 KΩ 5% to V _{CC} . Option 2: Tie directly to V _{CC} . |

Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 44 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 45 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date | Friday, March 13, 2020 |
| | | | | Sheet | 46 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 47 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 48 of 100 |







Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | Sheet 49 of 100 | | | |

Compal Confidential

| | | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|-----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | USB Charger | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P | Rev 1.0 |
| | | | | Date: | Friday, March 13, 2020 | Sheet 50 of 100 |



| | | | | | |
|---|------------------------|--------------------|------------|--------------------------|--------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | LAN 8151/8166 CR RTS5238 |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&E DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1 |
| Date: | Friday, March 13, 2020 | Sheet | 51 | of | 100 |

WLAN KEY-E

Security Classification

Compal Secret Data

Compal Electronics, Inc.

Issued Date

2017/07/24

Deciphered Date

2018/08/24

Title

WLAN-BT

Document Number

LA-J643P





Rev

1.0

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Date: Friday, March 13, 2020

Sheet 52 of 100



Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | Sheet 53 of 100 | | | |

Compal Confidential




Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 54 of 100 |



Compal Confidential

Reserve page

| | | | | | |
|---|--|--------------------|-----------------|-----------------|-----------|
| Security Classification | | Compal Secret Data | | Title | |
| Issued Date | | 2017/07/24 | Deciphered Date | 2018/08/24 | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 55 of 100 |





Close to Codec pin34



~~width 40 MIL~~

Internal SPK



| | | | | |
|---|--------------------|-----------------|--------------------------|------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT TO ANY OTHER DEPARTMENT OR DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT. THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | Document Number | Rev |
| | | | Customer | 1.0 |
| | | | Date | 10/26/2018 |
| | | | File Name | LA-7643P |
| | | | Sheet | 56 of 100 |

Compal Confidential






Reserve page

| | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date | Friday, March 13, 2020 |
| | | | | Sheet | 57 of 100 |

EC Board ID (DIS, phase) control table

2020 PAVG

| RK4 | CML-H | | | |
|-------------|-------|------|------|------|
| | DB | SI | PV | MV |
| N17P-G0 | OK | 12K | 15K | 20K |
| N18P-G61/62 | 27K | 33K | 43K | 56K |
| N18E-G1 | 75K | 100K | 130K | 160K |



Compal Confidential


Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | Sheet 59 of 100 | | | |

Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 60 of 100 |





Compal Confidential

Reserve page


| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 62 of 100 |

TP Button BD Connector




| Pin Assignment and Description | | | |
|--------------------------------|----------------------------------|-------|--|
| Pin# | Signal | I/O | Description |
| 1 | VDD_3.3V | Power | 3.3V +/-5%. Power ripple: 100 mVpp max. Power sequence: See section 4.6. |
| 2 | PS2_DATA | I/O | PS2 data |
| 3 | PS2_CLK | I/O | PS2 clock |
| 4 | GND | GND | Ground |
| 5 | SMB_CLK | I/O | SMBUS clock $I_{ON} \text{ or } I_{SINK}: 8 \text{ mA max.}$ |
| 6 | SMB_DATA | I/O | SMBUS data. $I_{ON} \text{ or } I_{SINK}: 8 \text{ mA max.}$ |
| 7 | /INT (/ATTN) | 0 | For SMBus application, low active, Indicates touchpad likes to send data to system (host) if go low. |
| 8 | LID_CLOSE (TP Disable/Enable) | I | Enable or disable touchpad, low active Low: Disable TP High: Enable TP |



Lid Switch (Hall Effect Sensor)



Ship Mode



To IO Board




| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|--|------------|--------------------|------------|--------------------------|------------------------|
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | IO CON |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date | Friday, March 13, 2020 |
| | | | | Sheet | 64 of 100 |

Compal Confidential


Reserve page

| | | | | | |
|---|------------------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: | Friday, March 13, 2020 | Sheet | 65 | of | 100 |

TPM2.0



CPU THERMAL SENSOR



ACCELEROMETER ST Micro HP2DC




Table 12. SAD+Read/Write patterns

| Command | SAD[6:1] | SAD[0] = SA0 | R/W | SAD+R/W |
|---------|----------|--------------|-----|----------------|
| Read | 010100 | 0 | 1 | 01010001 (51h) |
| Write | 010100 | 0 | 0 | 01010000 (50h) |
| Read | 010100 | 1 | 1 | 01010011 (53h) |
| Write | 010100 | 1 | 0 | 01010010 (52h) |

Slave Address

The G753 appears to the SMBus as one device having a common address for both ADC channels.

The G753 has the following SMBus slave address:

| | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
|------|----|----|----|----|----|----|----|
| G753 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |



| Security Classification | Compal Secret Data | | Title | |
|---|--------------------|-----------------|------------|-----------------|
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Document Number |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Rev 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet 66 of 100 |

Compal Electronics, Inc.

G-sensor & TPM&Thermal & FP


LA-1643P

2.5" SATA HDD



| | | | | | | | | | | | |
|--|--|--------------------|--|-----------------|--|--------------------------|--|-----------------|--|------------------------|--|
| Security Classification | | Compal Secret Data | | | | Compal Electronics, Inc. | | | | | |
| Issued Date | | 2017/07/24 | | Deciphered Date | | 2018/08/24 | | Title | | | |
| <div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</div> | | | | | | | | M.2 SSD/HDD | | | |
| | | | | | | | | Document Number | | Rev | |
| | | | | | | | | LA-J643P | | 1.0 | |
| | | | | | | | | Date: | | Friday, March 13, 2020 | |
| | | | | | | | | Sheet | | 67 of 100 | |

M.2 SSD




| | | | | | |
|---|------------|--------------------|------------|--------------------------|------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | M.2 SSD/HDD |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date: | Friday, March 13, 2020 |
| | | | | Sheet | 68 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date | Friday, March 13, 2020 |
| | | | | Sheet | 69 of 100 |



| | | | | | |
|---|------------|------------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Cardread |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| Date | | Friday, March 13, 2020 | | Sheet | 70 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date | Friday, March 13, 2020 |
| | | | | Sheet | 72 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 73 of 100 |

Compal Confidential

Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 74 of 100 |

Compal Confidential


Reserve page

| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 75 of 100 |

Compal Confidential


Reserve page

| | | | | | |
|---|--------------------|-----------------|------------|--------------------------|------------------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date | Friday, March 13, 2020 |
| | | | | Sheet | 76 of 100 |





FAN1 conn

FAN2 conn






PCB Screw Hole



Fiducial Mark




| | | | | |
|---|--------------------|-----------------|--------------------------|-----------------|
| Security Classification | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | IO CON |
| Document Number | | | | Rev |
| LA-J643P | | | | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet 77 of 100 |



+1VALW TO +1.0VS_VCCSTG

+1.0VS_VCCSTG: 60mA
R ON = 3.5mΩ
V DROP = 0.21mV
Delay time: <15us



| | | | | | |
|---|------------|--------------------|------------|--------------------------|------------------------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | DC INTERFACE |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | LA-J643P |
| | | | | Date | Friday, March 13, 2020 |
| | | | | Sheet | 78 of 100 |

Compal Confidential


Reserve page


| | | | | | |
|---|------------|--------------------|------------|--------------------------|-----------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: Friday, March 13, 2020 | | | | Sheet | 79 of 100 |

Compal Confidential


Reserve page

| | | | | | |
|---|------------------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2017/07/24 | Deciphered Date | 2018/08/24 | Title | Reserve |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | LA-J643P | 1.0 |
| Date: | Friday, March 13, 2020 | Sheet | 80 | of | 100 |







| | | | | | |
|---|------------------------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | Title | DC Conn |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev 0.1 |
| Date: | Friday, March 13, 2020 | Sheet | 82 of 100 | | |





| | | | | | | | | | | | |
|---|--|--------------------|--|-----------------|--|--------------------------|--|--|--|---------|--|
| Security Classification | | Compal Secret Data | | | | Compal Electronics, Inc. | | | | | |
| Issued Date | | 2018/12/1 | | Deciphered Date | | 2020/08/24 | | Title | | Charger | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | | | | Document Number | | Rev | |
| | | | | | | | | 01-000 | | | |



| | | | | |
|---|--------------------|-----------------|------------|-----------------|
| Security Classification | Compal Secret Data | | Title | |
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | 3VALW/5VALW |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number |
| Date: Friday, March 13, 2020 | | | | Rev 0.1 |
| Sheet 85 of 100 | | | | |







H42 IA
220u * 1
22u * 19
1u * 24

H62B IA
330u * 1
22u * 19
1u * 24

H62P IA
330u * 2
22u * 28
1u * 24

H42P IA
330u * 1
220u*1
22u * 22
1u * 24

GT
330u * 1
220u*1
22u * 8
1u * 12


SA
22u * 7
1u * 1

+VCC_CORE

+VCC_GT

+VCC_SA

| | | | | | |
|---|-----------|--------------------|------------|--------------------------|-----|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| Date: Friday, March 13, 2020 | | | | Sheet 90 of 100 | 0.1 |



| | | | | | |
|---|--------------------|-----------------|------------|------------------------------|-----------------|
| Security Classification | Compal Secret Data | | | | |
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | Title | VCCIO |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev 0.1 |
| | | | | Date: Friday, March 13, 2020 | Sheet 91 of 100 |

Vboot=Vvref*(Rref2/(Rref1+Rref2+Rboot))
 Rt=Rrefadj // (Rboot+Rref2)
 $V_{min} = V_{vref} * [R_{ref2} / (R_{ref2} + R_{boot})] * [R_t / (R_{ref1} + R_t)]$
 $V_{max} = V_{vref} * R_{ref2} / [(R_{ref1} / R_{refadj}) + R_{boot} + R_{ref2}]$
 $V_{out} = V_{min} + N * V_{step}$
 $V_{step} = (V_{max} - V_{min}) / N_{max}$

Module model information:
 RT8813D_V2A for IC module
 RT8813D_V2B for SW module

R1, R2, R3, R4, R5, C are
 based on VGA type to set.

| Operation phase Number | PSI Voltage setting |
|------------------------|---------------------|
| 1 phase with DEM | 0V to 0.8V |
| 1 phase with CCM | 1.2V to 1.8V |
| Active phase with CCM | 2.4V to 5.5V |

PWM VID and Output voltage control
 1.Boot mode
 2.Standby mode (don't support)
 3.Normal mode

Switching frequency setting:
 $F_{sw} = (V_{in} - 0.5) / (2 * V_{in} * R_{ton} * 3.2p) = 352KHz$


Current Limit threshold setting
 $R_{ocset} = (I_{valley} * R_{ds(on)} + 40mV) / I_{ocset}$

+VGA CORE
 EDP Continuous 59A/N17P-G0, 50A/N17P-G1
 EDP Peak 124A/N17P-G0, 90A/N17P-G1
 OCP: 130A
 Please base on GPU spec to calculate.

Please base on GPU spec to modify output cap.

| | | | | | |
|--|------------------------|--------------------|------------|-----------------|-----------|
| Security Classification | | Compal Secret Data | | Title | |
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | Document Number | VGA COREP |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | | |
| Date: | Friday, March 13, 2020 | Sheet | 92 | of | 100 |

+VGA_CORE



+VGA_CORE
330uF X 4
4.7uF_0603X 18
22uF_0603 X 9
10uF_0603 X 16
1uF_0402X 13

Please base on GPU spec to modify output cap.






Table 7.17 GB4C-128 Package: Power Rail Filtering

| Rail (GPU Ball) Name | Balls | Voltage; Current | Filtering under GPU | Filtering Near GPU |
|----------------------|-------|------------------|---|--|
| NVVD | | Varies | 8 X 1uF (0402 X65) 16 X 4.7uF (0603 X65) | 9 X 10uF (0603 X65) 7 X 22uF (0805 X65) 1 X 330uF (Poscap) |
| NVVD5 | | Varies | 5 X 1uF (0402 X65) 5 X 10uF (0603 X65) | 2 X 10uF (0603 X65) 3 X 22uF (0805 X65) |





| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
|--|-----------|--------------------|------------|------------------------------|--------------------|
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | Title | +1.0VSDGPUP |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev 0.1 |
| | | | | Date: Friday, March 13, 2020 | Sheet 95 of 100 |

Compal Confidential

| | | | | | |
|--|--------------------|-----------------|------------|--------------------------|-----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | Title | Reserve for PWR |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&EB DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | B | 0.1 |
| Date: Friday, March 13, 2020 | | | | Sheet | 96 of 100 |

| Item | Title | Change Description | Date |
|------|-----------------------|--|------------|
| 1 | Charge design change | Change PCB13 from 55.46.0402 to 54.96.0402 | 2019/10/14 |
| 2 | RIP Test requirements | Change PFI PFI from 54A0000100 to 54A0000400 | 2019/10/16 |
| 3 | RIP Test requirements | Change PCB13 PCB13 from 5402 to 5402 | 2019/10/16 |
| 4 | source requirements | Change PCB13 from 5402548100 to 5402460100 | 2019/10/17 |


SV

| Item | Title | Change Description | Date |
|------|----------------------|--|------------|
| 1 | CPU transient | Change PCB13 from 55.46.0402 to 54.96.0402 | 2019/11/13 |
| 2 | Charge design change | Add PCB13 to 5402 | 2019/11/13 |

SV

| Item | Title | Change Description | Date |
|------|----------------------|--|------------|
| 1 | CPU transient | Change PCB13 from 55.46.0402 to 54.96.0402 | 2019/11/13 |
| 2 | Charge design change | Add PCB13 to 5402 | 2019/11/13 |

Compal Confidential



| | | | | | |
|--|-----------|--------------------|------------|--------------------------|---------|
| Security Classification | | Compal Secret Data | | Compal Electronics, Inc. | |
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | Title | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev 0.1 |
| Date: Friday, March 13, 2020 | | Sheet 98 of 100 | | INV PWR_B++ | |

Compal Confidential

| | | | |
|-----------------|--------------------------|-----------------|------------|
| | | | |
| Title | | | |
| Reserve for PWR | | | |
| Size A | Document Number <Doc> | | Rev 0.1 |
| Date: | Friday, March 13, 2020 | Sheet 99 of 100 | |

Compal Confidential

| | | | | | |
|--|--------------------|-----------------|------------|--------------------------|-----------------|
| Security Classification | Compal Secret Data | | | Compal Electronics, Inc. | |
| Issued Date | 2018/12/1 | Deciphered Date | 2020/08/24 | Title | Reserve for PWR |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF P&EB DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. | | | | Document Number | Rev |
| | | | | B | 0.1 |
| Date: Friday, March 13, 2020 | | | | Sheet | 100 of 100 |